74193 IC PDF

The DM74LS circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by hav- ing all flip-flops clocked simultaneously. 74LS, 74LS Datasheet, 74LS Binary Up/Down Counter Datasheet, buy 74LS D1, 1 •, 16, Vcc. Q1, 2, 15, D0. Q0, 3, 14, MR. CPD, 4, 13, TCD. CPU, 5, 12, TCU. Q2, 6, 11, PL. Q3, 7, 10, D2. GND, 8, 9, D3.

Author: Keshakar Takree
Country: Malta
Language: English (Spanish)
Genre: Video
Published (Last): 9 December 2011
Pages: 389
PDF File Size: 17.68 Mb
ePub File Size: 2.27 Mb
ISBN: 691-1-24769-690-1
Downloads: 57199
Price: Free* [*Free Regsitration Required]
Uploader: Daizshura

If you’re going to only use one clock pin, tie the other to ground. Russlk New Member Dec 16, By continuing to use this site, you are consenting to our use of cookies. Pioneer Elite vsxtx water damage no power Started by Watin Today at It has been bread boarded based on the Multisim design.

A and D are wired to VCC and B and C are wired to 0 and this give us the binary number which means the count will end at 9. Their is a big difference between a 7493 and asynchronous load inputs. It was actually very easy to modify the count once I got the concept of the MSI counter. But as we learned from the lesson the 74LS has a Asynchronous load which means that when it counts down it adds a number so instead of having the count restarts at 5 it restarts at 6.

2x IC SN74193N Counter Up/down 4 Bit Binary 16 Pin Plastic DIP

A disadvantage about the IC is that it only counts up cause u cant change the parts in the inside of the IC. This will make the count restart at 2. This is the 2-to-9 Binary Up Kc. When UP gets a rising edge clock pulse, it makes the internal flops count up by one number. To make the count end at 9 I had to place 2 inverters on Q1 and Q2, this made the maximum count be As I stated above the Asynchronous load will delay the pulse by one so I put an inverter on Q0.


As we learned the has a input called a load and it is loaded with a binary count from the ABCD Inputs. It works according to what we learned and the probes show the binary count that are going into the HEX display.

Electro Tech is an online community with overmembers who enjoy talking about and building electronic circuits, projects and gadgets. It works as expected and makes the counter restart at 2 and restart at 9. This is the video of the 6-to Binary Up Counter. To make the number end at 13 we had to change the Q outputs.

Every time the load gets a 741193 it restarts the count at the number that it was given from ABCD. After you have made the circuit modify the circuit to count from E. The thing that makes it so much better than the is that the chip has the capacity to count both up and down.

application | Electronics Forum (Circuits, Projects and Microcontrollers)

For Example on the 6-to up counter you see the inverter on Q0 and you would calculate the maximum count would be on 14 E but since the pulse goes through the asynchronous input and it is counting up, it subtracts a 1 from 14 and this 47193 why the count ends at These pins stand for Borrow Out and Carry Out, respectively.

Ix the DOWN pin gets a rising edge clock pulse, the flops count down by one number. The biggest disadvantage of the 74LS is that it can only count up as I stated above. Forums New posts Search forums. Which of the Q’s is the iic order bit for the counter-system? What are the advantages of implementing a synchronous counter with the 74LS integrated circuit versus using discrete flip-flops and gates?


In order to use the ‘, you will have to decode the 10 count and use it to clock the next stage and reset the first stage. These id the four output pins. What is the difference between a synchronous load input i. For a better experience, please enable JavaScript in your browser before proceeding.

Let’s have a look at the different pins. The reason it can count is that the Chip has a Up and Down input and depending lc which input u put it, is how the clock will count.

Test and simulate the circuit and verify it works as expected. Use the 74LS to create a Binary up counter. This is the video of the 2-to-9 Binary Up Counter. Since synch counters are readily available as cheap IC’s, we’ll move straight on to talk about how to use a counter chip.

Are there any disadvantages to using the 74LS integrated circuit? Q0,Q1,2 and Q3 are all inverted so the count would restart at 0 but since it goes through a asynchronous load and it is counting down you must add a 1 so the count will restart at 1.

An advantage of using the 74LS IC over using discrete flip flops and gates is that every thing is dramatically simplified.

To solve the problems of propagation delay introduced by the ripple counter, we’ll use a synchronized counter. This allows us to start counting from a number other than zero. A counter chip comes with a fair number of features on it.